

1/19




FIG. 1




FIG. 2

2/19




FIG. 3




FIG. 4

3/19




FIG. 5

4/19




FIG. 6

5/19




FIG. 7A




FIG. 7B





FIG. 7C

7/19



FORWARD	ROWSEL	WL
1	1	VHIGH
1	0	VBIAS LOW
0	1	VLOW (e.g. GND)
0	0	VBIAS HIGH

FIG. 8

8/19




FIG. 9




FIG. 10

9/19




FIG. 11

10/19




FIG. 12

11/19





FIG. 13

12/19



66

FIG. 14

13/19




FIG. 15




FIG. 16

**Method for Programming A Three-Dimensional Memory Array
Incorporating Serial Chain Diode Stack
Bendik Kleveland, et al.
Attorney Docket No.: 023-0009-4**

14/19




FIG. 17

**Method for Programming A Three-Dimensional Memory Array
Incorporating Serial Chain Diode Stack
Bendik Kleveland, et al.
Attorney Docket No.: 023-0009-4**

15/19




FIG. 18

16/19




FIG. 19

17/19





FIG. 20

18/19



19/19

$V_{HIGH} = V_{PROG}$
 $V_{BIASLOW} = V_{UXL}$

FORWARD	ROW SEL	WORDLINE	WRITE	READ
1	GND	SELECTED	$V_{HIGH} = V_{PROG}$	$V_{HIGH} = V_{RD}$
	V_{ROW}	UNSELECTED	$V_{BIASLOW}$	$V_{BIASLOW} = 0 \text{ OR } V_{REF}$
0	V_{HIGH}	SELECTED	GND	GND
	GND	UNSELECTED	$V_{BIASLOW}$	V_{RD}

$V_{PROG} \cong 9V$
 $V_{RD} \cong 2V$
 $V_{UXL} \cong 0.8V$

FIG. 22

SAME AS FOR
 BACK-TO-BACK DIODE STACK




FIG. 23A




FIG. 23B